Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

ebmc: --ignore-initial #995

Merged
merged 1 commit into from
Feb 18, 2025
Merged

ebmc: --ignore-initial #995

merged 1 commit into from
Feb 18, 2025

Conversation

kroening
Copy link
Member

This adds the --igore-initial command line option to ebmc, which allows reasoning about the transition relation only of a Verilog file.

@kroening kroening marked this pull request as ready for review February 18, 2025 10:16
@tautschnig
Copy link
Collaborator

Needs conflict resolution.

Copy link
Collaborator

@tautschnig tautschnig left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I'd appreciate a test that uses this option. Perhaps a variation on the one that had a file renamed?

This adds the --igore-initial command line option to ebmc, which allows
reasoning about the transition relation only of a Verilog file.
@kroening
Copy link
Member Author

I'd appreciate a test that uses this option. Perhaps a variation on the one that had a file renamed?

Forgot the git add, now fixed.

@kroening kroening merged commit 82c9305 into main Feb 18, 2025
9 checks passed
@kroening kroening deleted the ignore-initial branch February 18, 2025 17:00
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants